



SoC-Network for Interleaving in Wireless Communications

Norbert Wehn
wehn@eit.uni-kl.de

MPSoC'03
7-11 July 2003, Chamonix, France





Outline



MPSoC'03
N. Wehn

- **Motivation**
- **Outer Modem Algorithms**
 - ⇒ **Channel Coding**
 - ⇒ **Interleaving (Turbo-Codes)**
- **Application Specific Processing Node**
- **Application Specific Communication Network**
 - ⇒ **Network Structure**
 - ⇒ **Network Analysis**
- **Results**
- **Conclusion**



- ## Wireless Implementation Challenges II
- 
- Algorithmic Complexity
 - ⇒ “Shannon’s Law beats Moore’s Law”
 - Programmability and Flexibility
 - ⇒ different QoS
 - ⇒ „multi-mode“ support: different algorithms & standards
 - ⇒ „software radio“
 - ⇒ different throughput requirements
 - Low Power/Low Energy
 - ⇒ BUT: „Energy-Flexibility Gap“
 - Design Space
 - ⇒ algorithms, architecture
-
- 4



Motivation



New architectures: AP-MPSoC

- ⇒ scalable, highly parallel, programmable, energy-efficient
- ⇒ application-specific processor node running with low frequency
- ⇒ application-specific communication network

Wireless baseband algorithms

- Inner modem
 - ⇒ signal processing based on matrix computations e.g. multi-user detection, interference cancellation, filtering, correlators
 - ⇒ many publications on efficient multi-processor implementations of matrix computations e.g. systolic arrays
- Outer Modem
 - ⇒ Channel coding, Interleaving, Data stream segmentation
 - ⇒ efficient multi-processor implementation largely unexplored


5



Importance of Channel Coding



Efficient channel coding is key for reliable communication



Courtesy Engling Yeo, UCB



High throughput: complexity is in data distribution and not in computation

6



Channel Coding Techniques




- Convolutional Codes
 - ⇒ Viterbi decoding algorithm
 - ⇒ intensively studied (HW/SW/DSP_extensions)
- Most efficient Codes: Turbo-Codes (1993), LDPC-Codes (1996)
 - ⇒ block-based
 - ⇒ iterative decoding techniques
 - ⇒ computational complexity increased by order of magnitude
 - ⇒ memory access and data transfers are very critical
- Turbo-Codes
 - ⇒ one of the big changes when moving from 2G to 3G
 - ⇒ part of many emerging standards e.g. WLAN, 4G
 - ⇒ Turbo-principle extended to modulation
- Very active research area in the communication community

Mapping of this type of algorithms onto programmable architectures largely unexplored

7



Turbo-En/Decoder Structure



8



Turbo-Codes



- Iterative decoding process
 - ⇒ block-based 3GPP: 20-5114 bits, 3GPP2: 378-20730 bits
 - ⇒ DEC1, Interleaving, DEC2, Deinterleaving
 - ⇒ interleaved reliability information is exchanged between decoders
- Softoutput Decoder
 - ⇒ determine Log-Likelihood Ratio (LLR) of each bit being sent „0“ or „1“ (Viterbi determines only *most likely path* in trellis)
 - ⇒ three step algorithm: forward/backward recursion, LLR calculation
 - ⇒ ~2.5 x computational complexity of Viterbi algorithm
 - ⇒ memory complexity (size,access) >> Viterbi algorithm
- Interleaving/Deinterleaving
 - ⇒ important step on the physical layer
 - ⇒ scrambles data processing order to yield timing diversity
 - ⇒ minimizes burst errors

9



Implementation Challenges



- Programmability and Flexibility

„...It is critical for next generation programmable DSP to adress the requirements of algorithms such as Turbo-Codes since these algorithms are essential for improved 2G and 3G wireless communication“
(I. Verbauwhede „DSP's for wireless communications“)
- High throughput requirements
 - ⇒ UMTS: 2 Mbit/s (terminal), >10Mbit/s (basestation)
 - ⇒ emerging standards >100 Mbit/s
- DSP performance (UMTS compliant based on Log-MAP algorithm)

Processor	Architecture	Clock freq. [MHz]	cycles/ (bit*MAP)	Throughput @ 5 iter.
MOT 56603	16-bit DSP	80	472	17 kbit/s
STM ST120	VLIW, 2 ALU	200	100	~ 200 kbit/s
SC140	VLIW, 4 ALU	300	50	600 kbit/s
ADI TS (1)	VLIW, 2 ALU	180	27	666 kbit/s

(1) With special ACS-instruction support

10




Multiprocessor Solution (Block Level)



➡ Multiprocessor solution becomes mandatory


Simple MP solution

Single Processor




- Sequential processing of
 - ➡ MAP algorithm
 - ➡ two MAP component decoders
 - ➡ Interleaving and Deinterleaving


P_1



P_2



P_N



- N blocks are processed
- **Large latency**
- Low architectural efficiency
 - ➡ large area (memory!)
 - ➡ high energy

11




Optimized MPSoC (Sub-Block Level)



➡ Better solution: *parallelization on algorithmic level (sub-block level)*

- MAP decoder parallelization (exploiting trellis windowing technique)
 - ➡ each processor can execute a sub-block of the complete block independently
 - ➡ slight increase in computational complexity due to acquisition phase
 - ➡ allows distributed computing
- Iterative exchange of interleaved information yields only **limited locality**



- Low Latency (decreases with N)
- Large architectural efficiency
- Computational locality but *network-centric architecture*


12



Interleaver Bottleneck

- Data from N sources have to be „perfectly randomly“ distributed

BIT	P_i	Interl. position	P_i
1	1	3	1
2	1	6	2
3	1	5	2
4	2	2	1
5	2	4	2
6	2	1	1



- ⇒ Average : P_i sends & receives same amount of values/cycle
- ⇒ Peak : P_i can receive up to $N-1$ more values than average value



Crossbar functionality, but with output blocking conflict


13




Interleaving Network Requirements

- Flexibility and Scalability
 - ⇒ Interleaver scheme can change from decoding block to block
 - ⇒ e.g. ~ 5000 different interleaver tables in UMTS
 - ⇒ Different throughput requirements
- Global data distribution
 - ⇒ Good interleavers imply no locality
- 0-latency penalty
 - ⇒ data distribution should be completely done in parallel to data calculation
- Write conflicts i.e. different PEs write simultaneously onto same target PE
 - ⇒ multi-port memories infeasible
 - ⇒ conflict-free interleaver design (e.g. IMEC approach), but lack of flexibility

14



Application Specific Processing Node




- Increased ILP by Tensilica Xtensa RISC core for MAP calculation
 - ⇒ double add-compare-select operation (butterfly)

$$\begin{aligned}\alpha_k(2n) &= \max^* (\alpha_{k-1}(n) + \lambda \ln_k(I), \alpha_{k-1}(n+M/2) + \lambda \ln_k(II)) \\ \alpha_k(2n+1) &= \max^* (\alpha_{k-1}(n) + \lambda \ln_k(II), \alpha_{k-1}(n+M/2) + \lambda \ln_k(I))\end{aligned}$$
 - ⇒ max* operation


$$\max^*(x_1, x_2) = \max(x_1, x_2) + \ln(1 + \exp(-|x_2 - x_1|))$$
 - ⇒ zero overhead data-transfers: memory operations parallel to butterfly operation
- 1.54mm² (0.18um technology), f=133 MHz

Processor	Clock freq. [MHz]	cycles/ (bit*MAP)	Throughput @ 5 iter.
Xtensa	133	9	1,4 Mbit/s
STM ST120	200	100	~ 200 kbit/s
SC140	300	50	600 kbit/s
ADI TS	180	27	666 kbit/s

15




Processing Node Interface




- Fast single-cycle local data memory M_C
 - ⇒ mapped into processors adress space
- XLMI single-cycle data interface for interprocessor communication
- Communication device for data distribution
 - ⇒ message passing network (message=data + target addr.)
 - ⇒ single cycle access

CPU-Core (Xtensa)



Custom-Hardware



Message format


0	Node ID target Processor (7bit)	Local address in buffer (14bit)	Buffer ID (1bit)	0	Data (8bit)
---	---------------------------------	---------------------------------	------------------	---	-------------

16



Network Structure

- **K** number of bits in a decoding block (e.g. 5114)
- **N** number of processing nodes
 - ⇒ each node processes K/N bits
- **R** average number of cycles per calculated data on a node processor
- ↻ Complete block processing needs $R \cdot K/N$ cycles
- ↻ Throughput requirement on communication network N/R
- $N/R \leq 1$ simple bus architecture sufficient




17



Heterogeneous Network

- Bus: limited scalability and throughput e.g. UMTS conditions
 - ⇒ $N_{\max}=5$
 - ⇒ max throughput ~ 7 Mbit/s
- ↻ Hierarchical network composed of clusters
 - ⇒ ring topology
 - ⇒ point-to-point connection between RIBB cells
- RIBB cell
 - ⇒ crossbar switch
- Maximized locality
 - ⇒ minimized global routing
 - ⇒ only neighbouring routing
 - ⇒ scalable to a large extend
 - ⇒ allows synthesis-based design methodology
 - ⇒ does not limit t_{cycle}



18



RIBB Cell

Data distributor

- ⇒ routing decision unit
- ⇒ determines target buffer
- ⇒ nearest neighbour routing


Buffer (FIFO)

- ⇒ multiple data in
- ⇒ single data out
- ⇒ buffer sizes determined by simulation at design time

Throughput

- ⇒ 1 message / cycle per Link

Low complexity cell



19



Network Analysis

Necessary and sufficient conditions such that the throughput of the communication network does not degrade the AP-MPSoc throughput i.e. data distribution is completely done in parallel to computation

K : Interleaver size **C** : Number of Clusters
N_c : Nodes per Cluster **N** : Total Nodes
R : Data production rate Perfect interleaver: $P_{\text{node_access}} = 1/N$

Internal Cluster traffic $N_c * \frac{1}{C} * \frac{K}{N} = \frac{1}{C^2} * K$

Traffic from/to cluster $N_c * \frac{C-1}{C} * \frac{K}{N} = \frac{C-1}{C^2} * K$



Cluster traffic must be completed within data calculation

$$\frac{1}{C^2} * K + 2 * \frac{C-1}{C^2} * K \leq R * \frac{K}{N}$$

20



Network Analysis

- Traffic on the cluster bus determines number of nodes per cluster

$$N_c \leq R \cdot \frac{C}{2 \cdot C - 1} \Rightarrow N_c \approx \frac{1}{2} R$$

- Scheduling Scheme:

$$\Rightarrow \text{Grant}_{\text{nodes}} = C / (2C - 1)$$


$$\Rightarrow \text{Grant}_{\text{bus_switch}} = 1 - C / (2C - 1)$$

- Traffic on ring-network („nearest neighbour routing“)

$$\text{Traffic}_{\text{RIBB-Link}} = \sum_{i=0}^{C-1} \frac{1}{2} \frac{C-1}{C^2} \cdot K - i \cdot \frac{K}{C^2} = \frac{1}{8} K$$

- Traffic must be completed within data calculation

$$\frac{1}{8} * K \leq R * \frac{K}{N}$$



21



Network Analysis

- Traffic on ring network determines total number of nodes

$$N \leq 8 * R$$

- Worst case RIBB capacity limit: $R_{\max} = 1$ $N = 8$

$$\Rightarrow \text{Extended RIBB to chordal ring} \quad \text{N=22}$$

$$\Rightarrow \text{Synthesis based results (0,18 um technology), UMTS conditions, average values}$$

N	Buff _{left}	Buff _{local} *	Buff _{right}	Buff _{chord}	RIBB [mm ²]
4	4	34	4	-	0.16
6	6	29	7	-	0.14
8	17	19	17	-	0.21
16	17	16	15	4	0.25

* Buffer has different bitwidth

22



Results



- Synthesis-based, 0.18 μ m technology, UMTS compliant (K=5114, 5 iterations), $t_{\text{cycle}}=7.5\text{ns}$, R=5, $R_{\text{LLR}}=9$

Total Nodes (N)	# of Clusters (C)	Cluster Nodes (N_c)	Throughp.* [Mbit/s]	Area Comm. [mm^2]	Area Total [mm^2]	Efficiency [Mb/s* mm^2]
1	1	1	1.48	NA	6.42	1
5	1	5	7.28	0.21	14.45	2.19
6	2	3	8.72	0.66	16.73	2.26
8	4	2	11.58	1.25	20.91	2.40
12	6	2	17.18	2.02	28.92	2.58
16	8	2	22.64	2.88	36.98	2.66
32	16	2	43.25	7.29	70.26	2.67
40	20	2	52.83	10.05	87.47	2.62

* Validated with Tensilica Xtensa API Interface, Tensilica ISS simulator

- Architecture efficiency increases with increasing parallelism
 - ⇒ memory dominated application
 - ⇒ application memory (interleaver, I/O data memories) size is constant
 - ⇒ communication network overhead < 10%


23



Results



- Comparison block level versus sub-block level parallelism



- Sub-block level parallelism
 - ⇒ architecture efficiency superior
 - ⇒ **latency much shorter** (decreased $\sim N$)

24



Results dedicated Implementation



- VHDL-Model of fully parameterizable scalable Turbo-Decoder
 - ⇒ Log-MAP / Max-Log-MAP
 - ⇒ Window- and Acquisition-Length
 - ⇒ Maximum Blocklength
 - ⇒ Number of SMAP Units
- Synthesis and Power-Characterization with Synopsys Design Compiler on a 0.18 μm Standard Cell Library
- Validated in UMTS environment
- 166 MHz Log-MAP Implementation with 6 Turbo Iterations

Parallel SMAP Units N_D	1	4	6	6	6	8	8
Parallel I/O N_{IO}	1	1	1	2	con. I/O	1	2
Total Area [mm^2]	3.9	9.2	13.3	13.0	18.0	15.9	17.3
Fraction of Memory	85%	69%	69%	68%	77%	61%	64%
Energy per Block [mJ]	48.7	51.7	55.2	50.9	55.2	57.6	55.2
Throughput [MBit/s]	11.7	39.0	50.6	59.6	72.6	59.7	72.7
Efficiency (norm.)	1.00	1.32	1.12	1.47	1.19	1.05	1.24



25



Dedicated Solution, VS



- Area, throughput, and energy per decoded block (166 MHz clock frequency, 6 iterations)
- Different degrees of parallelization (N_D and N_{IO}) and different supply voltages (V_{dd})



26



Conclusion



- Channel coding is key for efficient wireless communication
 - ⇒ Interleaving is a bottleneck for high-throughput iterative block-based decoding/modulation algorithms
- AP-MPSoC for channel coding
 - ⇒ parallelization on sub-block level for distributed computing
 - ⇒ scalable from 1.5 to 52 Mbit/s
 - ⇒ synthesis-based design methodology
 - ⇒ application specific processing node
 - ⇒ increased instruction level parallelism by XTENSA RISC core
- Application specific network for interleaving
 - ⇒ *network also applicable to LDPC-codes*
 - ⇒ allows scalable high-throughput architectures (dedicated and programmable) for emerging channel coding techniques
- Low Power
 - ⇒ Switch –off processing units dependent on throughput
 - ⇒ (D)VS

27



Thank you for listening!

For further information please visit

<http://www.eit.uni-kl.de/wehn>

You can download papers describing the techniques presented in this talk

Special thanks to my PhD students

Frank Gilbert, Gerd Kreiselmaier, Michael Thul, Timo Vogt

28