



**MICROELECTRONIC  
SYSTEMS DESIGN  
RESEARCH GROUP**

**MPSoc'13**  
July 15-19, 2013  
Otsu, Japan

## Multi-Gigabit Channel Decoders




"Ten Years After"



Norbert Wehn  
wehn@eit.uni-kl.de









Deutsche  
Forschungsgemeinschaft



TECHNISCHE UNIVERSITÄT  
KAISERSLAUTERN



## Multi-Megabit Channel Decoder




UMTS standard: **2 Mbit/s** throughput requirements

NoC based Multi-ASIP Turbo-Code Decoder


- Heterogeneous communication network: busses and ring NoC
- Optimized Tensilica cores for MAP decoding
- Synthesis-based, 0.18um technology, UMTS compliant (K=5114, 5 iterations)

| Total Nodes (N) | # of Clusters (C) | Cluster Nodes (N <sub>C</sub> ) | Throughp.* [Mbit/s] | Area Comm. [mm <sup>2</sup> ] | Area Total [mm <sup>2</sup> ] | Efficiency [Mb/s*mm <sup>2</sup> ] |
|-----------------|-------------------|---------------------------------|---------------------|-------------------------------|-------------------------------|------------------------------------|
| 1               | 1                 | 1                               | 1.48                | NA                            | 6.42                          | 1                                  |
| 5               | 1                 | 5                               | 7.28                | 0.21                          | 14.45                         | 2.19                               |
| 6               | 2                 | 3                               | 8.72                | 0.66                          | 16.73                         | 2.26                               |
| 8               | 4                 | 2                               | 11.58               | 1.25                          | 20.91                         | 2.40                               |
| 12              | 6                 | 2                               | 17.18               | 2.02                          | 28.92                         | 2.58                               |
| 16              | 8                 | 2                               | 22.64               | 2.88                          | 36.98                         | 2.66                               |
| 32              | 16                | 2                               | 43.25               | 7.29                          | 70.26                         | 2.67                               |
| 40              | 20                | 2                               | 52.83               | 10.05                         | 87.47                         | 2.62                               |

\* Validated with Tensilica Xtensa API Interface, Tensilica ISS simulator



## Multi-Megabit Channel Decoder




MPSoc'03  
N. Wehn

**Dedicated Implementation**

- VHDL-Model of fully parameterizable scalable Turbo-Decoder
- Synthesis and Power-Characterization with Synopsys Design Compiler on a 0.18  $\mu\text{m}$  Standard Cell Library
- Validated in UMTS environment
- 166 MHz Log-MAP Implementation with 6 Turbo Iterations

| Parallel SMAP Units $N_D$    | 1    | 4    | 6    | 6    | 6        | 8    | 8    |
|------------------------------|------|------|------|------|----------|------|------|
| Parallel I/O $N_{IO}$        | 1    | 1    | 1    | 2    | con. I/O | 1    | 2    |
| Total Area [ $\text{mm}^2$ ] | 3.9  | 9.2  | 13.3 | 13.0 | 18.0     | 15.9 | 17.3 |
| Fraction of Memory           | 85%  | 69%  | 69%  | 68%  | 77%      | 61%  | 64%  |
| Energy per Block [mJ]        | 48.7 | 51.7 | 55.2 | 50.9 | 55.2     | 57.6 | 55.2 |
| Throughput [MBit/s]          | 11.7 | 39.0 | 50.6 | 59.6 | 72.6     | 59.7 | 72.7 |
| Efficiency (norm.)           | 1.00 | 1.32 | 1.12 | 1.47 | 1.19     | 1.05 | 1.21 |




3



MICROELECTRONIC  
SYSTEMS DESIGN  
RESEARCH GROUP



## Multi-Gigabit Requirements

- Mobile traffic increases 60%/year until 2017
- New Communication Standards e.g. LTE-Advanced
- New techniques e.g. Coordinated Multipoint (CoMP), multi-user MIMO

- CoMP: 4 users/sector with 75 Mbit/s each
- Three sectors and 1 CoMP iteration:  $4 \times 75 \times 3 \times 2 = 1.8 \text{ Gbit/s}$
- IEEE 802.3an (10 GBASE T): 10Gbit/s
- IEEE 802.3ba standard: 100Gbit/s Ethernet speed
- Future: fiber channel 100Tb/s

4



**How to Increase Throughput?**

**Use multiple slow decoders**

**PRO**

- Easy to implement

**CON**

- Low efficiency, large memory
- Large latency

**Use monolithic high speed decoder**

**PRO**

- Higher efficiency
- Lower latency

**CON**

- Challenging architecture due to iterative decoding

**State-of-the-Art Turbo-Code Decoders**


Softdecoder **inherent serial**: serial fwd/bwd recursion on complete block  
 $\Rightarrow$  challenge: parallelize MAP decoding

- P** MAP decoder in parallel
- LTE conflict-free interleaver up to parallelism of 64
- Subblock size: **B/P**
- Windowing inside MAP to reduce memory (sliding window of size **WL**)

Acquisition necessary

$$TP_{MAP} = \frac{B}{(B/P + L_{MAP}) * n_{half\_iter}} * f$$

$$L_{MAP} = L_{pipeline} + L_{WL} + L_{ACQ}$$

$\beta_{m'}^{k+1}$   
 $\gamma_{m'}^{k,k+1}$   



## Turbo-Code Decoder

$$TP_{MAP} = \frac{B}{(B/P + L_{MAP}) * n_{half\_iter}} * f; \quad L_{MAP} = L_{pipeline} + L_{WL} + L_{ACQ}$$



**High Throughput (high code rates)  $\Rightarrow$  large P**


- Communications performance decreases for high code rates with small  $L_{ACQ}$
- Increase  $L_{ACQ}$  to counterbalance communications performance decrease
- $\Rightarrow L_{MAP}$  dominates: saturation in throughput
- **Smaller P:** Radix 2  $\Rightarrow$  Radix 4 only P/2 for same throughput
- **Smaller  $L_{ACQ}$ :** Next iteration initialization (NII)  $L_{ACQ} = 0$
- **Smaller  $L_{WL}$ :** no windowing inside MAP  $\Rightarrow L_{WL} = 0$ 
  - Improves communications performance
  - But second LLR unit mandatory and increase in memory
- **Re-computation:** only every  $n^{th}$  metric is stored. Additional state metric unit re-calculates the other  $n-1$  metrics. Optimum  $n = \sqrt{B/2P}$

E.g. LTE: reduces memory storage from  $B=6144$  to 768 state metrics









**MICROELECTRONIC  
SYSTEMS DESIGN  
RESEARCH GROUP**

## Multi-Gigabit Decoder


**MAP Parallelism >64**

- Architecture efficiency largely decreases
- Use multiple instances of a decoder
- What about unrolling the iterative loop?

**LDPC Decoder**


- Inherent parallel
- Defined via sparse parity check matrix H

$$H = \begin{pmatrix} 1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 1 \end{pmatrix}$$



Variable Nodes

Check Nodes




**MICROELECTRONIC  
SYSTEMS DESIGN  
RESEARCH GROUP**


## Multi-Gigabit LDPC Decoder

**Partially parallel LDPC decoder**

- Large block sizes e.g. DVB S2 64800
- Limited throughput
- But large flexibility e.g. code rates




~8 Gbit/s



VNU1      VNU2

Variable Nodes

Check Nodes



~4 Gbit/s

**UMIC LDPC Decoder**  
 Codeword length: 3720-14880  
 Parallelism: 279  
 7.5 Gbit/s, 5 iterations  
 65 nm technology, 4.6mm<sup>2</sup>

**LDPC Decoder IEEE 802.15.3c**  
 Codeword length: 672  
 Parallelism: 336, 9 iterations  
 65nm technology, 1.15mm<sup>2</sup>


**Multi-Gigabit LDPC Decoder**

**Full parallel architecture**


- High throughput, e.g. 10 GBASE-T standard
- Smaller block sizes, limited flexibility
- Two-phase scheduling
- Routing congestion problems (>50% area)
- Throughput limited by iterative data exchange and routing congestion

**Very high throughput**

- Unrolling the iteration and pipelining
- Largely reduced routing complexity




The diagram illustrates a multi-stage LDPC decoder architecture. It consists of a sequence of stages, each containing a Variable Nodes block and a Check Nodes block, connected by H-Matrix blocks. The flow is from left to right, with each stage performing a message-passing operation. The H-Matrix blocks represent the sparse bipartite graph structure of the LDPC code.




This diagram shows a variable node structure where four variable nodes (VNU1, VNU2, VNU3, VNU4) are connected to three check nodes (CN1, CN2, CN3). The connections are represented by lines between the nodes, indicating the bipartite graph structure.

**Multi-Gigabit LDPC Decoder**

**Fully parallel node architectures**




The diagram shows a fully parallel node architecture. It features a multi-input adder (represented by a circle with a plus sign) that takes four inputs (in 0, in 1, chv, in 2) and produces four outputs (out 0, out 1, out 2, out 3). Each output is then processed by a 2C2SM block. Below this, a more detailed block diagram shows a Minimum Search Stage and an Output Stage 1/16, with various internal components like CS4, SQRT, and MULT blocks.



The image shows a colorful, noisy pattern, likely representing a decoded signal or a visualization of the decoder's output. The colors are arranged in vertical bands, suggesting a structured noise or a specific signal representation.

IEEE 802.ad standard (WiGig)  
 Codeword length: 672bit  
 9 iterations, 30 clock cycles latency  
 65nm technology



$\beta_{m'}^{k+1} \cdot \gamma_{m'}^{k,k+1}$   


## Multi-Gigabit LDPC Decoder


| Decoder                             | [14]               | [15]               | [16]               | [17]              | Proposed                 |
|-------------------------------------|--------------------|--------------------|--------------------|-------------------|--------------------------|
| CMOS Technology                     | 65nm               | 65nm LVT           | 65nm               | 65nm              | 65nm SVT                 |
| Supply Voltage [V]                  | -                  | 1.2                | 0.9                | 1.3               | 1.2                      |
| Frequency [MHz]                     | 235                | 400                | 400                | 195               | 257                      |
| Standard                            | IEEE 802.15.3c     | IEEE 802.15.3c     | IEEE 802.3an       | IEEE 802.3an      | IEEE 802.11ad            |
| Code Rate                           | 7/8                | 1/2, 5/8, 3/4, 7/8 | 1723/2048          | 1723/2048         | 13/16                    |
| Level of Parallelism                | partially parallel | partially parallel | partially parallel | fully parallel    | fully parallel, unrolled |
| Scheduling                          | layered            | layered            | two-phase          | two-phase         | two-phase                |
| Algorithm                           | min-sum            | min-sum            | min-sum            | threshold min-sum | min-sum                  |
| Iterations                          | 5                  | 10                 | 8                  | 11                | 9                        |
| Quantization                        | 6                  | 6                  | 4                  | 5                 | 4                        |
| Area [mm <sup>2</sup> ]             | 0.79               | 1.30               | 5.05               | 4.84              | 12.09                    |
| Throughput [Gbit/s]                 | 7.9                | 6.7                | 8.5                | 36.3              | 160.8                    |
| Power Eff. [pJ/bit/Iter.]           | -                  | 8                  | 11.76              | 3.36              | 3.61                     |
| Area Eff. [Gbit/s/mm <sup>2</sup> ] | 10.0               | 5.2                | 1.7                | 7.5               | 13.6                     |

[14] H. Shiran-Mehr, T. Mohsenin, and B. Baas, "A reduced routing network architecture for partial parallel LDPC decoders," in *Signals, Systems and Computers (ASILOMAR), 2011 Conference Record of the Forty Fifth Asilomar Conference on*, 2011, pp. 2192–2196.

[15] Z. Chen, X. Peng, X. Zhao, Q. Xie, L. Okamura, D. Zhou, and S. Goto, "A macro-layer level fully parallel layered LDPC decoder SOC for IEEE 802.15.3c application," in *VLSI Design, Automation and Test (VLSI-DAT), 2011 International Symposium on*, 2011, pp. 1–4.

[16] Z. Zhang, V. Anantharam, M. Wainwright, and B. Nikolic, "An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors," *Solid-State Circuits, IEEE Journal of*, vol. 45, no. 4, pp. 843–855, 2010.

[17] T. Mohsenin, D. Truong, and B. Baas, "A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 57, no. 5, pp. 1048–1061, 2010.





$\beta_{m'}^{k+1}$   $\gamma_{m'}^{k,k+1}$   $\gamma_{m'}^{k,k+1}$   $\gamma_{m'}^{k,k+1}$

**MICROELECTRONIC  
SYSTEMS DESIGN  
RESEARCH GROUP**

**Microelectronic  
Systems Design**

**Thank you for attention!**

**For more information please visit**

**<http://ems.eit.uni-kl.de>**