



Ageing Assessment, Prediction, and Lifetime Reliability Aware Resource Management

Sorin Cotofana

Computer Engineering Laboratory, Delft University of Technology, Delft, The Netherlands


Agenda

- 1 Introduction
- 2 Challenges
- 3 DRM System
- 4 DRM Implementation
- 5 Conclusion



Power Density

Ever *increasing power* density leads to *high temperature* in chip, which *accelerates temperature-elevated intrinsic failure mechanisms*, like NBTI.




Page • 5

PPGEE'08, Reliability


Reliability vs. Technology

Device wear out is clearly observed and also End-of-Life approaches faster as technology advances.



Page • 6

"Bathtub" Curve of Reliability for Different Technology Generations



Small Failures May Cost a Lot!

A small leak may sink a great ship.

<http://telstarlogistics.typepad.com/telstarlogistics/2008/08/photos-and-vide.html>

- B-2 bomber crash in Guam 2008
 - **\$USD 1.4B loss**
- **3 air data sensors malfunction**, moisture in the transducers during calibration distorted the information in the air data system.
- This caused the flight control computers to calculate inaccurate airspeed and negative angle of attack upon takeoff.

Page • 8

Agenda

- 1 Introduction
- 2 **Challenges**
- 3 DRM System
- 4 DRM Implementation
- 5 Conclusion

Page • 9

Reliability Becomes More Difficult

The diagram features a funnel shape on the left. Inside the funnel, there are three overlapping circles: a grey circle labeled 'New Device', a purple circle labeled 'Scaling', and a red circle labeled 'Fabrication'. A large red arrow points downwards from the bottom of the funnel to the text 'Lower Reliability'. To the right of the funnel, there are three colored boxes: a dark teal box for 'Scaling', a blue box for 'New Device', and a yellow box for 'Fabrication'. Each box is followed by a light grey rounded rectangle containing a bullet point.


- Scaling**
 - Device dimension decrease continuously, physical limit is approaching.
- New Device**
 - New device structures and materials introduces new reliability concerns.
- Fabrication**
 - Manufacturing variability increases since process geometries gets smaller, optical diameter doesn't decrease proportionally.

Lower Reliability

Page • 10


Reliability Challenges

The most reliability challenges come from **Variability**, which can be further divided into three categories: *spatial*, *temporal*, and *dynamic* variability.




Page • 11

Failure Mechanisms



- Holes from the inversion layer tunnel into the gate oxide, break the Si-H bonds and leave behind interface traps.
- Hydrogen diffuses away from the Si/SiO₂ interface.



- "Lucky electrons" gain enough energy while drifting across the channel.
- The "hot" electrons produces interface damage in a localized region near the drain end.

□ NBTI and HCI creates hole traps at Si/SiO₂ interface and in the oxide, which leads a positive shift of $|V_{th}|$ to the device;


□ NBTI and HCI highly depends on the stress probability at the device;

□ Furthermore, NBTI and HCI are prone to voltage fluctuation and temperature variations.

Page • 12


Failure Mechanisms – Cont'd.

TDDDB



- The gate oxide breaks down as a result of long-time application of relatively low electric field.
- The breakdown is caused by formation of a conducting path through the gate oxide to substrate due to electron tunneling current, when MOSFETs are operated close to or beyond their specified operating voltages.


EM



- Electromigration is the transport of material caused by the gradual movement of the ions in a conductor due to the momentum transfer between conducting electrons and diffusing metal atoms.
- As the structure size in ICs decreases, the practical significance of this effect increases.


- ❑ TDDDB and EM are discovered and well studied for quite a long time, but with decreasing oxide thickness and metal width, they could be still troubles;
- ❑ The breakdown of these failure mechanisms is progressive, but the damage can be permanent as effects accumulates.

Process Parameter Variations



Delay and Leakage Spread

Frequency ~30%
Leakage Power ~ 5-10X




Random dopant fluctuation

Device parameters are no longer deterministic!

As Scaling Continues...



Multi/Many core processor is more power efficient, and give more flexibility to perform DRM with graceful degrading policy!

- 1 **Clock Frequency**
Fixed or getting slower.
 - 2 **# of Transistors per Chip**
Doubles every 18-24 months.
 - 3 **Power per Chip**
Reaches almost maximum.
- Moore's Law**
Reinterpret to *# of transistors or cores per chip.*



Agenda


- 1 Introduction
- 2 Challenges
- 3 **DRM System**
- 4 DRM Implementation
- 5 Conclusion




The Impact of Dynamic Reliability Management

DRM voltage control

- Boosts/throttles maximum assignable voltage
- **+25%** peak performance with typical workload/temperature



In a DRM System, the maximum voltage can be "boosted" to allow periods of higher peak performance while maintaining a margin below the budgeted damage curve.



Page • 19

Agenda

- 1 Introduction



- 2 Challenges

- 3 DRM System

- 4 **DRM Implementation**

- 5 Conclusion


Page • 20



DRM Concepts & Aging Sensors


Aging Sensor(s) is the critical component of DRM System

- ❑ **Small**, in-situ deployment
- ❑ **Non-intrusive** to normal function
- ❑ **Variation(s)-tolerant**
- ❑ **Easy to calibrate**
- ❑ **Technology portable**



Page • 23

V_{th}-Based Aging Sensors




❖ Proposed Aging Sensors for NBTI and HCI

- ✓ NBTI, HCI are major reliability concerns of modern ICs
- ✓ V_{th} degrades due to NBTI, HCI
- ✓ Using sacrificed DUT to duplicate a same aging stress
- ✓ V_{th} transformed into time-domain using VC_{DL}

Page • 24

Simulation Results – V&T Stability




V_{th} deviation relative to normal condition ($T=27\text{ }^{\circ}\text{C}$ and $V_{DD}=1.2\text{ V}$) with temperature and voltage variations.




- For extreme conditions (i.e., $V_{DD}=1.1\text{ V}$, $T=150\text{ }^{\circ}\text{C}$), the deviation is about 16% for the NBTI sensor, and 17% for the HCI sensor.
- Assume a normal variation range is ($0\text{ }^{\circ}\text{C}$, $60\text{ }^{\circ}\text{C}$) and $V_{DD}\pm 0.05\text{ V}$, the worst case error of the proposed sensors is less than 8%.

Page • 25

IG-FinFET SRAM Cell



NBTI mitigation is possible by using IG-FinFETs!




IG-FinFET 6T SRAM Cell:


- (a) allows to control V_{th} for SRAM cells;
- (b) no significant area & power consumption trade-off introduced.

Page • 26

NBTI Mitigation Using I_{DDQ} Monitor



Why Don't We Utilize MTTF?



Virtual Age Model

Normal Operating Condition

Accelerated Condition

Virtual age can be defined as the **equivalent reliability status** in a stochastic working environment when referring to a baseline environment.

$R_s(t) = R_b(t_s)$

Virtual age can be computed as:

$t_s = V(t) = R_b^{-1}(R_s(t))$

Page • 29

Time-to-Failure (TTF)

Normal Operating Condition


Accelerated Condition

IC's expected operational life can be defined as: $D_n = TTF(n) = R_b^{-1}(1 - n)$

Thus equivalent virtual age of TTF is:

$$TTF^n = TTF(n) - VirtualAge = R_b^{-1}(1 - n) - \sum_0^n \Delta t_{s,i}$$

Page • 30



Conclusions

- ❑ Reliability situation is severer than ever in IC designs, and it's getting worse and worse;
- ❑ DRM handles gradual reliability threats at run-time; DRM is not only important for safety-critical applications, but also for consumer electronics in daily life;
- ❑ Multi-/Many-core processors provide a great opportunity to perform DRM on these platforms;
- ❑ PVT variations must be considered in order to have an accurate measurement from on-chip aging sensors.

Related Publications

- Y. Wang, S. D. Cotofana, L. Fang, Analysis of the Impact of Spatial and Temporal Variation on the Stability of SRAM Arrays and Mitigation Technique Using Independent-Gate Devices, *JPDC*, 2013
- N. Cucu Laurenciu, S.D. Cotofana, A Nonlinear Degradation Path Dependent End-of-Life Estimation Framework from Noisy Observations, *Microelectronics Reliability*, 2013
- N. Cucu Laurenciu, Y. Wang, S. D. Cotofana, A Direct Measurement Scheme of Amalgamated Aging Effects with Novel On-Chip Sensor, *VLSI-SoC*, 2013
- N. Cucu Laurenciu, S.D. Cotofana, Critical Transistors Nexus Based Circuit-Level Aging Assessment and Prediction, *JPDC*, 2013
- Y. Wang, S. D. Cotofana, L. Fang, Lifetime Reliability Assessment with Aging Information from Low-Level Sensors, *GLSVLSI*, 2011
- Y. Wang, M. Enachescu, S. D. Cotofana, L. Fang, Variation Tolerant On-Chip Degradation Sensors for Dynamic Reliability Management Systems, *Microelectronics Reliability*, 2012
- N. Cucu Laurenciu, S.D. Cotofana, Context Aware Slope Based Transistor-Level Aging Model, *Microelectronics Reliability*, 2012
- N. Cucu Laurenciu, S.D. Cotofana, A Markovian, Variation-Aware Circuit-Level Aging Model, *NANOARCH*, 2012
- Y. Wang, S. D. Cotofana, L. Fang, Statistical Reliability Analysis of NBTI Impact on FinFET SRAMs and Mitigation Technique Using Independent-Gate Devices, *NANOARCH*, 2012
- Y. Wang, S. D. Cotofana, L. Fang, A Unified Aging Model of NBTI and HCI Degradation towards Lifetime Reliability Management for Nanoscale MOSFET Circuits, *NANOARCH*, 2011
- Y. Wang, S. D. Cotofana, L. Fang, A Novel Virtual Age Reliability Model for Time-to-Failure Prediction, *IIRW*, 2010

Page • 33