

Emerging Technologies for Computing

Giovanni De Micheli



Outline

- **Introduction and motivation**
- Technological innovations
 - Emerging nanotechnologies and devices
- Design with emerging technologies
 - Physical and logic synthesis
- New technologies for broader computing systems
 - Device fusion
- Conclusions

Computing today



Computing today



Walls

- High-performance, energy-proportional servers
 - High speed computation and data retrieval
- Ultra-low power computing and communication
 - Connect myriad of devices for *Internet of Things*



(c) Giovanni De Micheli

5

Walls and game changers

- New computing paradigms
 - Quantum computing (superposition, entanglement)
 - Analog computing (memristors, dynamical systems)
 - Neuromorphic computing
 - In-memory computing
- New materials and devices
 - Enhanced CMOS devices
 - Exploit heterogeneous integration
- Parallelism in algorithms and software
 - Exploit new computational methods
- Use new design methods and tools
 - Revisit hardware synthesis and design techniques

(c) Giovanni De Micheli

6

Outline

- Introduction and motivation
- **Technological innovations**
 - Emerging nanotechnologies and devices
- Design with emerging technologies
 - Physical and logic synthesis
- New technologies for broader computing systems
 - Device fusion
- Conclusions


Semiconductor technologies

- Most manufacturing technologies have geometries in the nanometer range
- Recently-established nano-electronic technologies
 - Tri-Gate (FinFET) transistors
 - Fully-depleted Silicon on Insulator (FDSOI)
- Downscaling geometries is still effective
- Emerging nano-electronic technologies
 - New materials and devices for processing and memory

22 nm Tri-Gate Transistors

32 nm Planar Transistors

22 nm Tri-Gate Transistors





[Courtesy: M. Bohr]

(c) Giovanni De Micheli

9

Tri-Gate vs. planar transistors




- Smaller current for same gate voltage (when off)
- Same gate delay for smaller operational voltage

[Source: Intel]

10

Fully Depleted Sol Transistors




[Courtesy: STMicroelectronics]

- Transistor is built on top of buried oxide (BOX)
- Thin, undoped channel (fully depleted)
- Fine power-consumption control through body bias

11

Fully Depleted Sol Transistors



[Courtesy: STMicroelectronics]

- Energy efficiency
- Forward body biasing

12

Outline

- Introduction and motivation
- **Technological innovations**
 - **Emerging nanotechnologies and devices**
- Design with emerging technologies
 - Physical and logic synthesis
- New technologies for broader computing systems
 - Device fusion
- Conclusions

(c) Giovanni De Micheli

13

Emerging nano-technologies


- *Enhanced* silicon CMOS is likely to remain the main manufacturing process in the medium term
 - The 7nm and 5nm technology nodes are on the way
- What are the candidate technologies beyond the 5nm node?
 - Silicon Nanowires (SiNW)
 - Carbon Nanotubes (CNT)
 - 2D devices (Flatronics)
 - ... and many others
- What are the differentiators and common denominators from a design standpoint?

Early production	2014 16L4	2016 10L1	2017-2018 7N1	2018-2019 5N1	>2020 3N1
	FinFET	FinFET	FinFET	Gate All Around (GAA)	Vertical Nanowire (VNW)
VDD (V)	0.8	0.8-0.7	0.7-0.6	0.7-0.5	0.4-0.3
Gate Pitch (nm)	70-90, 193i	52-64, 193i	34-46, 193i	26-36, EUV, 193i	18-28, EUV, 193i
Device	FinFET	FinFET	FinFET (HGAA)	HGAA	HGAA (VHGAA)
Channel Material	Si / Si ₃ N ₄	Si / Si ₃ N ₄ (SGAA)	Si / SiGe	Si / SiGe	High mobility

(c) Giovanni De Micheli



14

FinFET to Nanowire FET



18

Vertical silicon nanowire transistors




- Fully compatible with CMOS process
- Higher device density
- More complex fabrication process

[Guerfi, Nanoscale 16]

(c) Giovanni De Micheli

19

Vertical silicon nanowire arrays




[Larrieu, SS Electronics17]

(c) Giovanni De Micheli

20

Carbon Nanotube Transistors




- CNTs benefit from higher mobility and thus higher currents
- CNTs grown separately but can be ported to Si wafers
- Handling CNT imperfection is major design and fabrication issue


(c) Giovanni De Micheli

21

MoS₂ nanocomputer



- First MoS₂ computing engine
- Runs 4 instructions
- 115 N-xtors (enhancement load)
- 2 micron feature size




[Wacter et al. Nature Comm, 2017]

(c) Giovanni De Micheli

24



Double gate SiNW FET



- Electrostatic control of the channel
- Electrostatic control of the channel polarity (p or n-type)
- Comparator-activated switch

25

Fabricated device view





100 nm gate segments

350-nm long nanowires

20-40 nm wire diameter

26

Device cross-sections




2

M. De Marchi et al., IEDM 2012, TNANO 2013.


27

Device working principle



28

Device I_d/V_{cg}



[Courtesy: De Marchi, IEDM 12]

29

Similar devices

- Controlled devices can be realized with various materials and shapes (e.g., FINFET)
- SiNW controlled-polarity devices can be made with one polarity gate **on one side** [Heinzig]
- Polarity-gate bias can enable:
 - Steep Subthreshold
 - Multiple threshold voltages




(c) Giovanni De Micheli

30

Three-independent-gate SiNWFET


❖ Structure



- Vertically stacked nanowires
- 3 independent gate regions
- Schottky barrier contacts at S/D
- **Polarity and V_t controllability**

❖ Electrostatic control


S	D	PGS	CG	PGD	State
		0	0	0	ON (P-type)
		1	1	1	ON (N-type)
0	1	0	1	0	OFF (LVT)
		1	0	1	OFF (LVT)
		0	0	1	OFF (HVT)
		0	1	1	OFF (HVT)



32

Controllable polarity in 2D

2D Controllable-polarity transistor (WSe₂)




[Resta, Scientific Reports 2016]

(c) Giovanni De Micheli

33

Modeling various emerging nanogates



(c) Giovanni De Micheli

34

Outline


- Introduction and motivation
- Technological innovations
 - Emerging nanotechnologies and devices
- **Design with emerging technologies**
 - **Physical and logic synthesis**
- New technologies for broader computing systems
 - Device fusion
- Conclusions

Logic level abstraction

- Three terminal transistors are switches
 - A loaded transistor is an *inverter*
- Controllable-polarity transistors compare two values
 - A loaded transistor is an *exclusive or* (EXOR)
- The intrinsic higher computational expressiveness leads to more efficient data-path design
- The larger number of terminals must be compensated by smart wiring
- Fine-grained programmability

Logic cell design


- CMOS complementary logic is efficient only for negative-unate functions (INV, NAND, NOR...etc)
- Controllable-polarity logic is efficient for all functions
- Best for XOR-dominated circuits (binate functions)



(c) Giovanni De Micheli

[Courtesy: H. Ben Jamaa, '08] 37

Layout abstraction and regularity




(c) Giovanni De Micheli

[Courtesy: Bobba, DAC 12] 38

Logic Design Abstraction: *Biconditional Binary Decision Diagrams*

- Native **canonical** data structure for logic design
- *Biconditional* expansion:


$$f(v, w, \dots, z) = (v \oplus w)f(w', w, \dots, z) + (v \oplus \bar{w})f(w, w, \dots, z)$$



- Each BBDD node:
 - Has two branching variables
 - Implements the *biconditional* expansion
 - Reduces to Shannon's expansion for single-input functions

39

BBDDs are Compact (Majority Function)



Number of nodes
of MAJ(n):

$$\frac{1}{8}n^2 + \frac{1}{2}n + \frac{11}{8}$$

MAJ(3): 4

MAJ(5): 7

MAJ(7): 11

....

40

New logic models and data structures

- Design with emerging devices requires exploring new logic models combining:
 - XOR primitives (programmable complementation)
 - MAJority functions (programmable AND/OR)
- The resulting models and algorithms have wide applicability to logic design (including CMOS)

(c) Giovanni De Micheli


41

Majority logic: a new/old paradigm?

In fact $\langle x,y,z \rangle$ is probably the most important ternary operation in the entire universe, because it has amazing properties that are continuously being discovered and rediscovered.

Donald Knuth, *The Art of Computer Programming, Vol. 4A*

- Majority Inverter graphs as data structure for logic synthesis
- Reachable design space
- Surprising experimental results




(c) Giovanni De Micheli

[Courtesy: Amaru', DAC 14]

42

Experimental Results: MCNC circuits

Logic Synthesis: MIGthy



MIGs & AIGs better than BDDs

MIGs size & activity ~ AIGs

MIGs depth -20% w.r.t AIGs

(c) Giovanni De Micheli

CMOS Design Results

Advanced 22nm CMOS
MIG as front-end to LS & PD

Well-established 90nm CMOS
MIG as front-end to LS & PD

Behavioral

```

module div32 (a, b, quotient_uns, quotient_tc, remainder_uns,
             remainder_tc);
    parameter width = 32;
    input [width-1 : 0] a, b;
    output [width-1 : 0] quotient_uns, quotient_tc;
    output signed [width-1 : 0] remainder_uns, remainder_tc;
    // operators for quotient and remainder
    assign quotient_uns = $signed(a) / $signed(b);
    assign quotient_tc = $signed(a) / $signed(b);
    assign remainder_uns = a % b;
    assign remainder_tc = $signed(a) % $signed(b);
endmodule
    
```

Area: 0.21 mm²
Delay: 11.22 ns
GC: 37k

MIG

```


assign w0 = (~w2026 & w27195) | (w39285 & w42866) | (w27106 & w43866);
assign w1 = w44188 & w4464;
assign w2 = ~w19866 & w29446;
assign w3 = ~w2944 & ~w28899;
assign w4 = w42722 & ~b[10];
assign w5 = (~w38932 & w19815) | (~w38932 & w47192) | (w10016 & w47192);
assign w6 = ~w28974 & w5179;
assign w7 = (~w42822 & w16181) | (~w42822 & w16181) | (~w42822 & w16181);
assign w8 = ~w3374 & w16181;
assign w9 = ~w45553 & w16181;
assign w10 = ~w44448 & w16181;
assign w11 = (~w16181 & w16181) | (~w16181 & w16181) | (~w16181 & w16181);
assign w12 = (~w27179 & w16181) | (~w27179 & w16181) | (~w27179 & w16181);
assign w13 = (~w6836 & w16181) | (~w6836 & w16181) | (~w6836 & w16181);
assign w14 = ~w2570 & w16181;
assign w15 = (~w42756 & w16181) | (~w42756 & w16181) | (~w42756 & w16181);
assign w16 = ~w49389 & w16181;
assign w17 = ~w22912 & w16181;
assign w18 = ~w38932 & w16181;
assign w19 = (~w23777 & w16181) | (~w23777 & w16181) | (~w23777 & w16181);
assign w20 = w20889 & w16181;
assign w21 = (~w42356 & w16181) | (~w42356 & w16181) | (~w42356 & w16181);
assign w22 = ~w36188 & w11397;
assign w23 = ~w33838 & ~w46188;
assign w24 = ~w38787 & w10348;
assign w25 = w42896 & w28551;
assign w26 = (~w5543 & w39924) | (~w5543 & w25446) | (~w39924 & w25446);
assign w27 = ~w34177 & w38267;
assign w28 = ~w48974 & w49118;
assign w29 = ~w2495 & w32855;
assign w30 = (~w8198 & w13546) | (~w48198 & w19298) | (w13546 & w19298);
    
```

Area: 0.18 mm²
Delay: 10.10 ns
GC: 24k

All circuits underwent formal verification with success

Both circuits underwent formal verification with success


Modeling various emerging nanogates



45

Resistive RAMs

- Non-volatile, low-power dense RAM arrays
- Based on resistive switching:
 - Various physical mechanisms
- Can be realized in the BEOL
 - 3D integration




[Fujitsu MB85AS4MT]
4M (512kx8)

(c) Giovanni De Micheli

46

Oxide ReRAM switching




[Su et al. Functional Metal Oxide Nanostructures, 2011]

(c) Giovanni De Micheli

47

Oxide Resistive RAMs

- Formation of an oxygen vacancy filament
 - Reversible write: set/reset
 - Low-current read
 - Unipolar and bipolar switching




[P. Wong et al 2016]

(c) Giovanni De Micheli

48

ReRAM integrated devices




TiN/TaOx/TiN forming-free, $V_{\text{set}} = -1\text{V}$, $V_{\text{reset}} = 1.3\text{V}$

Sandrini, Microelectr. Eng. 2015

[Courtesy: Leblebici]

49

ReRAM as computational element



P	Q	Z	Z_n
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	0

$$Z_n = P \cdot \overline{Q}$$

P	Q	Z	Z_n
0	0	1	1
0	1	1	0
1	0	1	1
1	1	1	1

$$Z_n = P + \overline{Q}$$

$$Z_n = PZ + Q'Z + PQ'$$

$$Z_n = \text{Maj}(P, Q', Z)$$

(c) Giovanni De Micheli

50


In memory processing/computing

- New paradigm for big data processing
- Data in main memory and operated upon locally
- Hardware:
 - Large memory arrays with embedded processors
 - Technology compatibility
 - What about ReRAM arrays?
- Convert small portion of memory array to perform computation
 - Map data flow computation to memory cell control
 - Create appropriate local controller
 - Use memory for storage

(c) Giovanni De Micheli

51


PLIM Architecture



(c) Giovanni De Micheli

52

ReRAMs for artificial neurons




[Tuma et al, NatureNano 16]

(c) Giovanni De Micheli

53

Resistance modulation (# of pulses)

Pulses: -1V, 1 μ s, 20%, 10ms between pulses



10x resistance modulation with less than 100 pulses

[Courtesy: Leblebici]

54

Outline


- Introduction and motivation
- Technological innovations
 - Emerging nanotechnologies and devices
- Design with emerging technologies
 - Physical and logic synthesis
- **New technologies for broader computing systems**
 - **Device fusion**
- Conclusions

(c) Giovanni De Micheli


56

What is next ?

- Technology hybridization
 - Fusion of sensing and computing
 - 3D integration with sensors
- Heterogeneous integration
 - Sequential integration



[Batude, IEDM 14]



[Sacchetto, Nanoscale12]

(c) Giovanni De Micheli

57

SiNWs: ideal biosensing support

1. Nano size

- Best interface to proteins

SENSITIVITY

2. Surface-to-volume ratio



- Larger interaction area
- Charge confinement

3. Silicon biomodification

SPECIFICITY



4. Compatibility

INTEGRATION




58

SiNW biosensors




59

Example of sensor integration




Multi-sensor for lab animals



Chip layers



Chip implant in mouse



Step injection response

[Baj-Rossi, 15]

61

Outline

- Introduction and motivation
- Technological innovations
 - Emerging nanotechnologies and devices
- Design with emerging technologies
 - Physical and logic synthesis
- New technologies for broader computing systems
 - Device fusion
- **Conclusions**

Conclusions

- Computing is evolving in various directions and permeates everyday life and activities
- Computing is still mainly based on *von Neuman* architectures, switching theory and silicon devices
- New materials and devices can change the physical substrate of computation, making it more efficient and broader in scope
- Progress will require a strong coordination of technology, architecture and software as well as design methods and tools

63

Special thanks

- Yusuf Leblebici (EPFL)
- Pierre Emmanuel Gaillardon (U. Utah)
- Davide Sacchetto (CSEM)
- Michele de Marchi (ESPROS Photonics)

(c) Giovanni De Micheli

64